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Abstract. In order to fully exploit the physics potential of the future high energy
e+e− linear collider, a Vertex Tracker providing high resolution track reconstruction is
required. Hybrid pixel sensors are an attractive technology due to their fast read-out
capabilities and radiation hardness. A novel pixel detector layout with interleaved cells
between the readout nodes has been developed to improve the single point resolution.
The results of the characterisation of the first processed prototypes are reported.
INTRODUCTION
The physics programme at future high energy linear colliders, designed to de-
liver e+e− collisions at centre-of mass energies
√
s = 0.3 - 3 TeV with luminosi-
ties in excess to 1034 cm−2 s−1, largely relies on the ability to identify in a high
track density environment the flavour of final state fermions with high efficiency
and purity [1]. The target impact parameter resolution may be parametrised as
5 µm ⊕ 15 µm
pt (GeV/c)sin1/2(θ)
and it requires single point resolution at the 5−7 µm level
and a material budget below 0.5%Xo for each layer. This paper summarises the
recent results on the development of a novel hybrid pixel sensor design, tailored to
meet the Linear Collider specifications.
1) corresponding author; e-mail: caccia@fis.unico.it
HYBRID PIXEL SENSOR DESIGN
The main limitation of the existing pixel detectors is the achievable single point
resolution. A resolution below 10 µm can be obtained by sampling the diffusion
of the carriers generated along the particle path and adopting an analog read-out
to interpolate the signals of neighbouring cells. Since the charge diffusion r.m.s.
in 300 µm thick silicon is ≃ 8 µm, its efficient sampling requires a pixel pitch
below 50 µm. As the most advanced read-out electronics have a cell dimension
of 50 × 300 µm2, this is limiting the pixel pitch, hence of the resolution. Future
developments in deep sub-micron VLSI electronics may help overcoming this limit.
However, it is interesting to independently explore a sensor design reducing the
current constraints.
The proposed pixel detector design exploits a layout, already successfully adopted
in Silicon microstrip detectors, where only one-out-of-n implants is read-out. In
such a configuration, charge carriers generated underneath one of the interleaved
pixel cells induce a signal on the capacitively coupled read-out pixels, leading to
a spatial accuracy improvement by a proper signal interpolation. Sampling of the
charge carrier distribution is achieved by the fine implant pitch and the analog cell
size has to fit the wider read-out pitch. The maximum number of interleaved pixels
is constrained by the charge collection mechanism and the two track separation.
Prototypes of detectors with interleaved pixels have been designed and manufac-
tured. Thirty-six test structures have been fit on a 4
′′
wafer, consisting of detectors
with 0 to 3 interleaved pixels defining a VLSI cell size of either 200 × 200 µm2 or
300 × 300 µm2. Details of the layout, the technology and the results of the basic
electrostatic tests may be found elsewhere [2]- [3].
DETECTOR MODELLING
In a simplified model, the detector may be reduced to a capacitive network. Each
pixel is a node characterised by the backplane capacitance (Cbkpl) and the inter-
pixel capacitances (Cip), dominated by the couplings to the nearest and diagonal
neighbours. The Cip/Cbkpl ratio is crucial in the detector design, as it defines the
signal amplitude reduction (an effective charge loss) at the output nodes.
The capacitances of the produced prototypes were measured and the procedure
reported in [4]; the results are summarised in Table 1, where a comparison with a
numerical estimate is also shown.
The capacitances were calculated solving the Laplace equation inside a 5x5 pixel
matrix with a finite element analysis performed using the OPERA-3D package [5].
The comparison with the calculated values is fair for all of the structures but chip
4, where difficulties in the simulation were expected because of the small pitch. In
particular, the maximum number of elements in OPERA-3D was preventing an op-
timal interpixel mesh and the extension to a larger pixel matrix, crucial for a proper
interpixel capacitance evaluation for pixels with 50µm pitch in a 350µm thick de-
TABLE 1. Interpixel (Cip) and backplane (Cbkpl) capacitance values
for different detector structures.
chip 1 chip 2 chip 3 chip 4
Implant width [µm] 100 60 50 34
Implant pitch [µm] 150 100 75 50
Readout pitch [µm] 300 200 300 200
No. of pixels in parallel 64 128 126 254
Measured Cip [fF ] 599±5 1038±11 958±5 2098±30
Calculated Cip [fF ] 630±60 880±67 690±70 980±40
Measured Cbkpl [fF ] 447±5 368±5 218±5 185±5
Calculated Cbkpl [fF ] 470±70 410±90 230±35 211±60
Total Cip [fF ] 26.2±4.0 13.4±0.9 13.8±2.0 9.6±1.0
Cnearest neighbour [fF ] 4.4±0.7 2.0±0.1 2.1±0.3 1.5±0.2
Cbkpl [fF ] 7.3±1.1 3.2±0.7 1.9±0.7 0.8±0.2
Max. charge loss 35% 32% 77% 67%
tector. The numerical estimate is essential to break down the measurements in
the single inter-pixel contributions, used to specify the capacitive network. The
calculated single pixel main capacitances are also summarised in Table 1, together
with the maximum charge loss estimated by a network analysis with a dedicated
software based on the node potential method. The role of Cip may be stressed re-
ferring to chip 4, where the maximum charge loss is reduced to 51% if the measured
interpixel capacitances are assumed.
CHARGE COLLECTION STUDIES
The achievable resolution is proportional to the pixel pitch and the Noise over
Signal ratio (N/S). If the implant pitch is comparable to the diffusion width, the
collected charge at the output nodes will have both the contributions by the direct
diffusion and the linear share by the capacitive coupling. In such a case, an improve-
ment beyond the binary value given by the implant pitch/
√
12 may be expected.
The N/S in pixel detectors can easily exceeds 1/100, due to the small detector ca-
pacitance. Because of this, an effective signal interpolation may be expected even
with ≃ 50% signal reduction.
The charge collection properties and the achievable resolution have been directly
studied by shining an infrared diode spot on the backplane of a structure with
60 µm implant width, 100 µm implant pitch and 200 µm read-out pitch. At the
diode wavelength of λ = 880 nm, the penetration depth in the silicon substrate
corresponds to 10 µm. The IR light has been focused to a spot size of ≃ 80 µm
and its position in the detector plane controlled by a 2-D stage allowing to scan
the pixel array with micro-metric accuracy. A sketch of the tested structure and
the scan direction is displayed in Fig. 1
A matrix of 4 × 7 read-out pixels has been wire-bonded to a VA-1 chip [6]. For
each spot position, 1000 events have been recorded. The common mode, pedestal
and noise calculation has been initialised for the first 300 events. In the subsequent
events light was injected every 10 events, allowing for continuous pedestal tracking.
Because of the limited data volume, no on-line suppression has been applied and the
data reduction and cluster search has been performed off-line. Results have been
averaged over the 70 recorded light pulses, with a peak pulse height corresponding
to N/S ≃ 1/100 and a maximum charge loss of ≃ 40%, in agreement with the
network analysis. The charge sharing may be characterised by the η function,
defined as η = PHi
PHcluster
, where PHi is the pulse height on the reference pixel i,
normalised to the cluster pulse height. The η function by construction ranges in
the [0;1] interval and it has a period equals to the readout pitch. The measured
distribution is shown in Fig.2a, where the reference pixel for the first period has
a centre at x = 100 µm. For the structure under test, the ratio between the
spot size and the pitch ≃ 0.8 and the experimental η curve can be understood as a
superposition of the effects due to the diffusion of the charge carriers created by the
IR spot on the neighbouring junctions and by the capacitive charge sharing. The η
parametrisation allows a coordinate reconstruction on an event by event basis and
the measurement of the resolution, obtained comparing the laser spot position by
the micrometric stage to the reconstructed values. The results are shown in Fig. 2a
and 2b. In the interleaved pixels, where the charge sharing is most efficient, the
resolution approaches ≃ 3 µm, irrespective of the ≃ 40% charge loss. On the other
hand, when the charge sharing is minimal the resolution degrades to ≃ 10 µm, even
with a peak pulse height. According to these results, the binary resolution defined
by the implant pitch/
√
12 can be improved by about a factor 4 for a configuration
where the ratio between the charge carrier cloud r.m.s. and the pixel pitch ≃ 0.8.
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FIGURE 1. A sketch of the tested structure, with 100 µm implant pitch and 200 µm read-out
pitch. The horizontal line identifies the scan direction and defines the coordinate system. The
frames define the footprint of an hypothetical VLSI cell.
A similar scaling factor can be expected for a minimum ionising particle detected
by a pixel sensor with 20− 25µm pitch, as long as the peak N/S ≤ 1/100 and the
charge loss is ≤ 50%. This would lead to intrinsic resolutions ≃ 2µm, well within
the specifications for an experiment at the future linear collider.
FIGURE 2. The charge sharing among neighbouring read-out pixels, measured by η = PHi
PHtot
during the detector scan (a). The average resolution and the achieved resolution vs. the spot
position are shown in b) and c). The vertical lines identify the centre of the pixels; the full line
identify the reference pixel for the η calculation
CONCLUSIONS
Prototype pixel detectors with interleaved pixel cells, aimed at improving their
single point resolution to match the requirements for applications at the future lin-
ear collider, have been designed and manufactured. The results of their electrostatic
characterisation and the preliminary charge collection studies have confirmed the
validity of this detector concept. A second prototype production with 20 − 25µm
pixel pitch is planned on a short time scale.
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